A data acquisition system has been designed to digitize the trajectory information of muon decay every eight milliseconds. A time projection chamber is used which operates in a solenoidal magnetic field. It has 315 sense wires which induce signals on 5355 pads and thus create approximately 402,000 bits of data for each event or 55 megabits per second. Most of the data are zeros which are handled using a hardware-aided compaction scheme. The meaningful data are extracted by a modular system consisting of three basic building blocks. These are flash encoders with associated storage, wire hit memory boards, and bit-slice data preprocessors described herein.
Introduction
A Time Projection Chamber (TPC)1"2 is a three dimensional charged particle detector. In a TPC the ionization electrons produced by the particle within the chamber are forced by a uniform electric field to drift towards a readout plane. At the readout plane, the ionization electrons initiate an avalanche on the sense wires. An induced charge from the avalanche appears on cathode segments, called pads, located under the sense wires, as shown schematically in Fig. 1 . The location of the pads which have an induced charge and the wires which were hit by ionization electrons give the x,y coordinates. The time from the event trigger to the detection of charge on the pads gives the z dimension. It is possible to reconstruct a threedimensional picture of the particle track in the chamber from these coordinates.
System Considerations
Each pad has its own charge-to-voltage converting amplifier whose signals are multiplexed to reduce the number of transient recorders (high-speed digital-to-n' analog converters with associated random access memory) needed to digitize the data. The multiplexing scheme attempts to minimize the ambiguities in the data by multiplexing those pads which are unlikely to have charge induced on them by the same particle track at nearly the same time. Thirty-five pad amplifier signals are connected to each multiplexer circuit. This reduces the number of transient recorders from 5355 to 153. Figure 4 design takes advantage of the register expansion capability of the AND6 2903 bit slice integrated circuit by making the special purpose registers which control the operation of the transient recorders, and wire bit modules appear as internal registers to the data preprocessor. This arrangement eliminates the need for input-output operations. A fast multiplier chip and a pipeline register are utilized to increase the speed of the data reduction algorithm. The N counter, N register, and N comparator are part of the digitizer control. Their purpose is to allow pretrigger recording of the data in the TPC. These registers are also internal registers to the preprocessor.
The search for non-zero data is done very rapidly by scanning the data in the wire hit memory modules. This scan is done by priority encoder circuitry on the wire hit memory module that allows the preprocessor to search all wire hit memories for data in parallel at the rate of one cycle per empty time bucket. When hit data is found, a flag notifies the preprocessor and the output of the priority encoder is used as a vector for a lookup A fourth preprocessor, which has access to the compacted data through the second port, gathers the data from the three data preprocessors. It then formats and ships the data to the main computer system where it is written onto magnetic tape. The main computer samples events to determine that the experiment is functioning properly. The main analysis is done off-line.
Conclusion
A modular system has been designed which can be easily modified to meet the needs of both the current and future uses of the TPC.
